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Abstract. The Internet of Things (IoT) sparks a whole new world of
embedded applications. Most of these applications are based on deeply
embedded systems that have to operate on limited or unreliable sources
of energy, such as batteries or energy harvesters. Meeting the energy
requirements for such applications is a hard challenge, which threatens
the future growth of the IoT. Software has the ultimate control over
hardware. Therefore, its role is significant in optimizing the energy con-
sumption of a system. Currently, programmers have no feedback on how
their software affects the energy consumption of a system. Such feed-
back can be enabled by energy transparency, a concept that makes a
program’s energy consumption visible, from hardware to software. This
paper discusses the need for energy transparency in software develop-
ment and emphasizes on how such transparency can be realized to help
tackling the IoT energy challenge.
1 Introduction
The IoT is no longer just a buzzword in the media; it is becoming a reality. The
emergence of IoT led us into a new era of innovation and creativity. This sets
high expectations on both the research community and industry for delivering
the necessary technological advancements, that will allow for the materialization
of new IoT applications.
Powering billions of embedded devices deployed into the environment is one
of the biggest challenges that IoT faces. Battery-based solutions tend to be
impractical and costly due to the need of recharging or replacement. Energy
harvesting appears as a viable option for many IoT applications, but it comes
with two caveats. Firstly, it is often an unreliable source of energy. Secondly,
there is still a large gap between the energy it can deliver and the required
energy budget for many IoT applications. For mission critical IoT applications,
such as health-care, completing a task before running out of energy budget is
vital.
Traditionally, hardware innovation has been the safe heaven to achieve suf-
ficiently large savings of energy in Information and Communication Technology
(ICT). Similarly, hardware innovation is currently the prominent response to
tackle the energy challenge IoT faces. New ultra-low-energy embedded devices
were introduced, and existing technologies were customized to create new, more
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energy efficient versions, such as the Bluetooth Low Energy (BLE). These are
well suited for energy-critical applications. But, is that all we can do to tackle
this challenge?
It is estimated that up to 80% of the total energy consumption of an embed-
ded system is due to software-related activities [1]. Inefficient software can drive
energy-efficient hardware to waste the system’s energy budget. Steve Furber,
principal designer of the ARM microprocessor, gave an interview in 2010 [2] and
stated:
“Programmers will not be able to afford to be ignorant about the energy
cost of the programs they write ... You need tools that give you feedback and
tell you how good your decisions are. Currently the tools don’t give you that
kind of feedback.”
These tools are now needed more than ever to overcome the IoT energy
challenge. Programmers have very limited information on how much energy their
programs consume, and which parts use the most energy. This has two important
implications for the development of IoT applications:
1. Much guesswork is needed, and thus bad energy-related choices are only
identified at a late stage when the system malfunctions due to a failure to
meet the system’s energy requirements.
2. The high level of expertise needed and the lack of energy-aware development
tools significantly reduce the number of embedded developers who are able
to deliver energy-critical systems.
Because of this, the whole process of developing energy-constrained applica-
tions becomes difficult and costly. There is a need for tools that expose the soft-
ware’s effect on the energy consumption of a system. Such energy transparency
will allow programmers, toolchains and runtime systems to make energy-aware
decisions in order to meet the strict energy constraints of the IoT.
2 Enabling energy transparency is difficult
Various layers have been introduced in the system stack, abstracting away com-
plex details to make programming easier. This prevents software developers from
understanding the impact of their coding choices on the way hardware is uti-
lized at runtime. The task of enabling the required energy transparency can be
seen as equivalent to the task of reverse engineering the code transformations
that take place between and at each software abstraction layer. This will al-
low the propagation of resource usage information from hardware to software.
Such a reverse engineering process is a hard challenge and highly dependent on
the architecture and compiler choice. Instead, novel energy transparency tech-
niques are needed which can approximate the energy consumption of a program
at different software abstraction levels, without the need for reverse engineering.
For these techniques to enable energy-aware software development, the following
requirements must be met:
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1. Both the actual energy consumption and bounds must be provided:
Energy consumption bounds will guide developers in meeting strict energy
budget requirements. Actual energy consumption estimates are necessary to
serve as a benchmark for potential energy optimizations.
2. Energy transparency at multiple levels of software abstraction: Soft-
ware developers and toolchains can significantly influence the energy con-
sumption of a program mainly at three software abstraction levels; the source
code, the compiler’s Intermediate Representation (IR), and the Instruction
Set Architecture (ISA).
3. Fine-grained energy characterization of software: Identifying energy
hot-spots requires the ability to attribute the energy consumption estimates
to the various basic software components, such as Control Flow Graph (CFG)
basic blocks.
4. Target and programming language independence: Target and pro-
gramming language agnostic techniques must be provided in a common frame-
work to enable practical and cost effective energy-aware development for a
large number of embedded architectures.
5. The multi-threaded and multi-core case must be considered and
explored: Novel multi-core, multi-threaded embedded architectures emerged
over the last decade, driven by the increasing demand for more computing
power. As this trend is expected to grow in the future, it is important to
consider such architectures. Also, they must be explored for parallel codes
because they offer potentially large energy savings when the number of cores
increases and the cores’ voltage and frequency decrease.
6. Enable design space exploration: Developers and toolchains need to ap-
ply multi-objective optimizations to find the optimum balance between the
available resources, such as execution time, energy, code size, number of cores
and threads used. To enable this, energy transparency techniques have to
provide sufficiently accurate feedback on the effect that each different config-
uration has on the resources of interest.
7. Fast and easy to deploy: Energy consumption estimation speed is critical
to the iterative software optimization process. Furthermore, energy trans-
parency techniques should be easy to deploy and use.
3 Existing approaches and limitations
This section examines the state of the art of energy transparency techniques and
their limitations in regards of the above requirements.
3.1 Measuring energy consumption
While physical measurements are potentially most accurate to determine the
energy consumption of a program, they fail to meet many of the requirements
set in Section 2. Firstly, measurements typically require sophisticated equip-
ment and hardware knowledge that most software developers lack. Secondly,
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most hardware components have no provisions for energy measurements; thus
custom modifications are needed to probe their power supply. This makes phys-
ical measurements difficult to deploy and use. Furthermore, extracting energy
consumption bounds with end-to-end measurements is inappropriate in most
cases, as the whole input space would need to be exhaustively searched. Finally,
fine-grained energy characterization of software can be challenging. Usually, this
requires expensive measuring equipment such as oscilloscopes, that can support
a high sampling frequency.
3.2 Estimating energy consumption
Estimating the energy consumption of a program for a particular hardware plat-
form requires two main elements: an analysis technique and a way to convey
energy information to the analysis. The latter is typically done via energy mod-
eling. An energy model statically captures the dynamic behavior of a processor
in regards to its energy consumption characteristics; for example, it can asso-
ciate energy costs with atomic units in a program, such as ISA instructions, or
to various events, such as a cache miss.
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Fig. 1: Software abstraction level and energy estimation accuracy trade-off.
To perform energy estimation at a software level of abstraction, an energy
model is required at the same level. An energy analysis technique automati-
cally inherits any precision loss existing in the energy model that the technique
utilizes. Figure 1 demonstrates the trade-off between the energy consumption
estimation accuracy and the level of software abstraction. Modeling at a lower
level is always more accurate as it is closer to the hardware, where the actual
power dissipation occurs. On the other hand, when moving to higher levels of
abstraction, the amount of program information, such as types and loop struc-
tures, increases. Such information can be crucial for static code analysis and
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optimization. However, when moving from source code to the ISA level, much
of this information is lost due to the various transformation and optimization
passes that occur at the respective levels of the software stack.
In the next sections, the state of the art of energy consumption estimation
techniques is examined.
3.2.1 Profiling-based energy consumption estimation
In this case, estimation is performed by collecting execution statistics and uti-
lizing them with an appropriate energy model. Such a model needs to provide
energy information for the various entities that occur in the execution statis-
tics. Three main techniques are used to collect execution statistics for energy
consumption estimation:
Simulation: Typically performed at low hardware design levels, such as
the Register-Transfer Level (RTL) [3], thus it is difficult to achieve fine-grained
energy consumption attribution to the various software components. Moreover,
modeling and profiling at such low levels is impractical for most commercial em-
bedded processors since essential circuit information, such as the effective capac-
itance of major architectural blocks, is not available. To account for these issues,
simulation-based energy estimation has been performed at the ISA level [4]. En-
ergy models at this level can be constructed for deeply embedded commercial
processors by treating the hardware as a black box [4]. ISA energy models are
less accurate than lower-level models, but ISA simulation is considerably faster
than hardware simulation and allows for fine-grained energy characterization of
software.
Energy modeling and profiling at the ISA level are insufficient for more com-
plex architectures or system-level energy consumption estimation. This is be-
cause it is difficult to statically capture the behavior of performance-enhancing
hardware components, such as caches.
Generally, simulation-based energy consumption estimation tends to be slow.
This makes it difficult for the technique to be incorporated in software develop-
ment tools, were instant feedback is required for an iterative process of optimizing
energy consumption.
Code Instrumentation: This is performed by instrumenting the code with
instructions that extract execution statistics at runtime. The main challenge is
to extract the statistics out of the hardware and to minimize the overhead of the
instrumentation that can significantly impact the estimation’s accuracy. There-
fore, the amount of execution statistics collected are typically less compared to
simulation. This makes the retrieved energy consumption estimations less ac-
curate than simulation-based estimations. A major advantage of this method is
that it is significantly faster than simulation-based energy estimation.
Recent work [5] demonstrated a new profiling technique that collects exe-
cution statistics at the compiler’s IR level. This was combined with a dynamic
mapping technique that lifts an ISA energy model to the compiler’s IR, to re-
trieve energy estimations at the IR level. The technique guarantees no energy
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overhead in the estimations due to instrumentation code, and achieved an aver-
age accuracy of 2.5%.
Performance Monitoring Counters (PMC): Statistical PMC-based es-
timation is preferable for more complex architectures were ISA-level modeling
and analysis is insufficient to capture their complexity. PMC execution statistics
can be used to construct energy models and estimate the energy consumption of
multi-threaded/core architectures [6]. Run-time power estimation can be enabled
using PMC [7]. This allows for energy-aware decisions to be made at runtime.
For a given processor, energy modeling and profiling using PMCs can be
challenging due to the limited types of the events that can be monitored and
the restricted number of counters that can be sampled simultaneously. The same
constraints apply when trying to port the PMC-based modeling and estimation
techniques to a new target. Moreover, runtime use of such PMC-based energy
estimation methods could cause a significant overhead on the system’s perfor-
mance [6].
3.2.2 SRA-based energy consumption estimation
Similar to physical measurements, it is impractical to capture energy consump-
tion bounds using profile-based estimation. Static Resource Analysis (SRA) of-
fers a better alternative. The following two techniques have been used for stati-
cally estimating energy consumption bounds:
Automatic Complexity Analysis: This has been used to create cost rela-
tions that capture energy in terms of program-input size at both the ISA and the
compiler’s IR levels [8]. The technique can be fully automatic and programming-
language independent. The main drawback is the difficulty to extract a closed-
form solution for the cost relations of a program [5]. Therefore, the approach
does not scale well to large programs with complex structure.
Implicit Path Enumeration Technique (IPET): This is the most pop-
ular method for Worst Case Execution Time (WCET) analysis [9]. In [10], the
technique was used to extract energy consumption bounds on a simulated proces-
sor. More recently [5], IPET was applied at the ISA level of a multi-threaded/core
embedded architecture, using an ISA energy model, and at the compiler’s IR
level, using a mapping technique that lifts ISA energy models to the compiler’s
IR level. The authors also demonstrated how the technique can be used for de-
sign space exploration for two concurrency patterns: task-farms and pipelined
programs.
Like WCET estimation, SRA-based energy estimation works best with pre-
dictable architectures and software. Using, SRA to analyze multi-threaded pro-
grams with complex communication patterns is a hard challenge. Furthermore,
currently, there is no practical method to perform average-case static analy-
sis [11].
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4 Outstanding challenges
Techniques that are based on energy modeling, code-instrumentation and SRA
avoid the need for difficult to deploy physical energy measurements and expen-
sive simulations. Moreover, they can provide fine-grained energy characterization
of software at multiple levels of abstraction with good precision. A combina-
tion of SRA and code-instrumentation techniques provides both the bounds and
the actual energy consumption. Furthermore, new energy estimation techniques,
such as those presented in [5], are compiler and architecture agnostic, provided
an ISA energy model exists. Therefore, such techniques can be relatively easily
integrated into development toolchains to provide feedback-directed energy op-
timization. However, there is still a number of outstanding challenges that need
to be addressed.
Currently there is no practical solution to provide tight upper energy con-
sumption bounds. SRA approaches combined with worst case energy models can
lead to significant overestimation [10]. Symbolic simulation at the RTL could re-
trieve tighter bounds, [12], but such approaches require sensitive architectural
information, typically not available for commercial processors. To retrieve tight
energy bounds at the ISA level, data-sensitive energy models and static anal-
ysis would be required. These have to take into account the inter-instruction
effects, caused by the operand values used for each instruction, and identify the
worst case data input. Recent work demonstrated that finding the data that
will trigger the worst case energy consumption is an NP-hard problem and that
no practical method can approximate (within reasonable time in general) tight
energy consumption upper bounds within any level of confidence [13].
Energy models are typically characterized while using a constant power
source. This is an ideal condition, as there are no significant variations in the
power supplied to the processor. This is not an issue when the energy estima-
tions retrieved are used to optimize the energy consumption at development
time. However, IoT applications typically run on a battery or on an energy har-
vester. To be able to use the energy estimations for making real-time decisions,
the power profile of the power source for a specific application has to be taken
into consideration by both the energy modeling and the energy consumption
estimation techniques.
Activities external to the processor, such as sensing and communicating, can
consume significantly more energy than the computation part of an embedded
system. Computation usually controls such activity. Therefore, the energy us-
age of peripherals and I/O operations can be profiled and included as part of
the energy cost of the computation that triggers them. This will allow existing
energy estimation techniques to provide system-wide energy estimates. Such an
approach is more feasible for systems with predictable behavior.
While existing SRA-based estimation techniques can handle the complexity
of deeply embedded architectures, they generally do not scale well to new multi-
core/threaded architectures. Concurrent software introduces complexities over
traditional sequential variants, which SRA is inherently limited to cope with. The
task is even harder than estimating WCET since any computation contributes to
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the worst-case energy scenario, while, for WCET analysis, only the computation
that causes the worst case needs to be considered. Therefore, SRA support for
multi-threaded and multi-core software is currently limited to a range of simpler
concurrent software patterns. Both hardware and toolchain vendors need to work
closely together to provide novel architectures and methods that will allow energy
transparency by design.
The inter-thread core activity must be considered, to enable the interplay
between performance and energy on many-, multi-core and multi-threaded ar-
chitectures that support voltage and frequency scaling. Finding optimal configu-
rations based on runtime execution statistics and a power model for the architec-
ture is more practical, rather than using simulation. This is because simulation is
typically several orders of magnitude slower than hardware execution and thus
difficult to support an interactive optimization software development process.
Furthermore, an energy modeling that accounts for voltage and frequency scal-
ing and parallelism can answer optimization questions such as how many cores
and at what frequency they should run for a given performance target[14, 15].
Hardware vendors should provide more support to enable such techniques; for
example more PMCs. Finally, the combination of both static and runtime analy-
sis must be explored to realize energy savings beyond those than can be achieved
when these approaches are used independently.
Perhaps, the biggest challenge of enabling energy-aware software development
lies in the tool-vendor’s and programmer’s perception. Traditionally, optimizing
energy consumption has been treated as a side effect of improving execution time.
Toolchains have been long focused on improving execution time, and developers
are left assured that a compiler will do the best possible job on optimizing their
code for both time and energy. The IoT energy challenge is an opportunity
to start treating energy consumption as a first class citizen while developing
software.
5 Conclusion
Hardware offers energy saving capabilities for the software to exploit. The re-
sponsibility lies on the system engineer to program and configure the selected de-
vice in the most energy efficient way for the task at hand. Development toolchains
need to be enhanced with energy transparency that provides the necessary feed-
back to enable energy-aware software development. Hardware vendors need to
provide architectures and information, such as energy models, that will sup-
port energy transparency. Finally, tool vendors and programmers need to take
a more active role in delivering energy efficient systems. We can’t keep ignoring
the software role in the energy consumption of a system.
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